04ce5376a8
Upstream commits: * 8eb49e0485fc547eead9e47200bbee6d81f391c1 * 2dcbeabd917e404a0dde0195388da401b849b9a4 * f0eb2e77b2132a88e2f00d8e06ffa7638c40b4bc These will be in the next version of musl, so no harm carrying them here.
39 lines
753 B
C
39 lines
753 B
C
#define a_barrier a_barrier
|
|
static inline void a_barrier()
|
|
{
|
|
__asm__ __volatile__ ("fence rw,rw" : : : "memory");
|
|
}
|
|
|
|
#define a_cas a_cas
|
|
static inline int a_cas(volatile int *p, int t, int s)
|
|
{
|
|
int old, tmp;
|
|
__asm__ __volatile__ (
|
|
"\n1: lr.w.aqrl %0, (%2)\n"
|
|
" bne %0, %3, 1f\n"
|
|
" sc.w.aqrl %1, %4, (%2)\n"
|
|
" bnez %1, 1b\n"
|
|
"1:"
|
|
: "=&r"(old), "=r"(tmp)
|
|
: "r"(p), "r"(t), "r"(s)
|
|
: "memory");
|
|
return old;
|
|
}
|
|
|
|
#define a_cas_p a_cas_p
|
|
static inline void *a_cas_p(volatile void *p, void *t, void *s)
|
|
{
|
|
void *old;
|
|
int tmp;
|
|
__asm__ __volatile__ (
|
|
"\n1: lr.d.aqrl %0, (%2)\n"
|
|
" bne %0, %3, 1f\n"
|
|
" sc.d.aqrl %1, %4, (%2)\n"
|
|
" bnez %1, 1b\n"
|
|
"1:"
|
|
: "=&r"(old), "=r"(tmp)
|
|
: "r"(p), "r"(t), "r"(s)
|
|
: "memory");
|
|
return old;
|
|
}
|